


DTIC FILE COPY

Latest Trends in Parts SEP Susceptibility from Heavy Ions



Prepared by

D. K. NICHOLS, L. S. SMITH, and G. A. SOLI Jet Propulsion Laboratory Pasadena, CA 91109

and

R. KOGA and W. A. KOLASINSKI Space Sciences Laboratory Laboratory Operations The Aerospace Corporation El Segundo, CA 90245

30 September 1990

Prepared for

SPACE SYSTEMS DIVISION AIR FORCE SYSTEMS COMMAND Los Angeles Air Force Base P.O. Box 92960 Los Angeles, CA 90009-2960

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

This report was submitted by The Aerospace Corporation, El Segundo, CA 90245, under Contract No. F04701-88-C-0089 with the Space Systems Division, P.O. Box 92960, Los Angeles, CA 90009-2960. It was reviewed and approved for The Aerospace Corporation by A. B. Christensen, Director, Space Sciences Laboratory. Capt Mullany was the project officer for the Mission-Oriented Investigation and Experimentation (MOIE) Program.

This report has been reviewed by the Public Affairs Office (PAS) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nationals.

This technical report has been reviewed and is approved for publication. Publication of this report does not constitute Air Force approval of the report's findings or conclusions. It is published only for the exchange and stimulation of ideas.

ROBERT D. MULL

MOIE Project Officer

SSD/CNBS

JONATHAN M. EMMES, Maj, USAF

MOIE Program Manager AFSTC/WCO OL-AB

UNCLASSIFIED

SECHBITY CL	ASSISTEMATION OF THIS	DAGE

				REPORT DOCUM	ENTATI	ON PAG	E				
1a. REPORT SE Unclassifi		FICATION			1b. REST	RICTIVE MA	RKINGS		-		
2a. SECURITY C	LASSIFICATION	AUTHORIT	Υ		3. DISTRIBUTION/AVAILABILITY OF REPORT						
250: 400:5	047:01:00	25.5			App	roved for	r public relea	se;			
€b. DECLASSIF	ICATION/DOWN	GRADING S	SCHEDUL	E			ınlimited.				
4. PERFORMING	ORGANIZATIO	N REPORT	NUMBER	(S)	5. MONIT	ORING OR	GANIZATION REP	PORT NUMB	ER(S)		
• TR-0090(<u> </u>			_	SSD	-TR-90-4	2				
6a. NAME OF PI			N	6b. OFFICE SYMBOL (If applicable)	7a. NAME	OF MONIT	ORING ORGANI	ZATION			
	space Corpory Operation			(ii appiioabio)	Spac	e System	s Division				
6c. ADDRESS (C	•				7b ADD	DESS (City)	State, and ZIP Co	del			
						· ·	Air Force Ba	•			
El Seguno	lo, CA 90245	5 -4 691					CA 90009-29				
8a. NAME OF FU		ORING		8b. OFFICE SYMBOL	9. PROC	JREMENT II	NSTRUMENT IDE	NTIFICATIO	N NUMBER		
ORGANIZATI	ON			(If applicable)	F047	701-88-C-	0089				
8c. ADDRESS (City, State, and Z	IP Code)					IDING NUMBERS				
 					PROGRAM ELEMENT		PROJECT NO.	TASK NO.	WORK UNIT ACCESSION NO.		
11. TITLE (Included Latest Tr	-	•	isceptib	pility from Heavy Io	ons	· -					
12. PERSONAL		olasinski	, W. A.	nith, L. S., and Soli (The Aerospace Co		on)					
13a. TYPE OF R	EPORT			COVERED TO		14. DATE 1990	OF REPORT (Yea September 3	r, Month, Day ()	y) 15. PAGE COUNT 21		
16. SÜPPLEMEN	ITARY NOTATIO	N	* -								
17.	COSATI	CODES		18. SUBJECT TERMS (Continue or	n reverse it i	necessary and ide	ntify by bloc	k number)		
FIELD	GROUP	SUB-GR	OUP	Latchup			·		·		
				Single event u	pset						
last join	nt IEEE pub and latchup)	e have co plications for state	llected in Dec e-of-the	a third set of heavy ember 1985 and D art parts are prese	ion sing ecember nted.	le event 1987. Tr	phenomena (ends in SEP	susceptib			
20. DISTRIBUTION					21 ABSTRACT SECURITY CLASSIFICATION						
W UNCLASSIFI			ME AS R	PT. DTIC USERS	Unclassified						
22a. NAME OF	RESPONSIBLE	INDIVIDUAL			22b. TELE	PHONE (In	clude Area Code,	22c. OF	FICE SYMBOL		

PREFACE

The authors at Jet Propulsion Laboratory thank Jim Coss, single-event upset group leader; William Price, Mark Huebner, Carl Malone, Harvey Schwartz, Kevin Watson, Peter Wang, Mike Havener, and Mike O'Connor.

The Aerospace authors are grateful to Bob Walter, Kirk Crawford, Brad Johnson, Jon Osborn, John Elder, and Sam lmamoto for their invaluable assistance in operating the experimental hardware through the long night hours.

Special thanks are extended by all to the members of the 88-in. cyclotron staff for providing their excellent support.

1 100		
1 1868 - 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Acces	ico Cor
9	DIK	10 / Hed
	Ву	
	Distrib	etion /
	A	vailability Codes
	Dist	Avail und/or Special
	A-1	

CONTENTS

PREFACE	1
I. INTRODUCTION	. 5
II. TESTING APPROACHES	. 7
III. ORGANIZATION AND SCOPE OF DATA	9
IV. TRENDS	17
v. conclusions	19
REFERENCES	21
APPENDIX: MANUFACTURER ABBREVIATIONS	23
TABLES	
1. SEU Data (MOS and CMOS Devices) – 1987 & 1988	10–15
2. SEU Data (Bipolar Devices) - 1987 & 1988	16

I. INTRODUCTION

An ongoing single-event phenomena (SEP) test program at the Jet Propulsion Laboratory (JPL) and The Aerospace Corporation is continuing, in order to assess specific parts performance for interplanetary and satellite environments and to establish trends in single-event upset (SEU) response of an ever-increasing body of device data.

In 1985, Nichols et al. 1 published the first nearly comprehensive listing of SEP test data for 186 parts. This presentation was updated in 1987² with the publication of data for 83 additional parts. In this report, we extend the data base for 154 new parts. As before, the data are collected according to technology, function, and manufacturer in order to permit trends, generalizations, and data gaps to be identified.

II. TESTING APPROACHES

The experimental procedures used by JPL and Aerospace are evolutionary and are described in detail elsewhere.^{3,4} All data reported here use high energy accelerators—not isotope or other simulation sources. A heavy ion beam of suitable uniformity is directed into a vacuum chamber, where a movable test board and testing interface are mounted. Dosimetry is usually provided by the test group, but the Battelle Northwest Laboratories (BNL) facility now offers this service for their dedicated SEP line Test interfaces are unique to each part, although some attempts have been made to design "universal interfaces." Tests of complex parts, such as large-scale integration (LSI) random access memories (RAMs) and microprocessors, require special care and usually do not entail a test of every element for every code configuration. Microprocessor tests, for example, might be chosen to yield worst-case linear energy transfer (LET) data (equivalent to the LET threshold for the whole device) and not to yield the overall device cross section.

Tests for transient effects—defined as those disturbances that last for a finite time—are occasionally implemented at the same time as tests for their "infinite" lived cousins—the SEU. Transient effects are not often reported, probably because test procedures are often not set up to measure them—not because of a general scarcity of this phenomenon. Transients are also more elusive than SEUs: they depend upon on-chip design, layout geometries, and other configuration aspects that may mask or augment their detection.

Both transients and "soft" upsets should be of concern to the system designer. Catastrophic effects like latchup, transistor burnout, and other permanent effects require a separate system evaluation.

III. ORGANIZATION AND SCOPE OF DATA

This report summarizes soft error and latchup experimental test data from JPL and The Aerospace Corporation during the 2-year period from January 1987 through December 1988. In addition, data from the Combined Release and Radiation Effects Satellite (CRRES) program, stored at JPL for the last several years, is released for the first time—except for proprietary developmental data on GaAs devices. Not included are data generated by Defense Nuclear Agency (DNA) subcontractors who used JPL hardware, nor the new, fairly extensive data set on power metal-oxide semiconductor field-effect transistor (MOSFET) burnout obtained by other subcontractors. Much smaller SEP data sets have been generated by other U.S. and foreign researchers. The SEP data presented here and in two previous reports 1,2 represent a substantial majority of all test data obtained on SEP throughout the world.

The data from JPL and Aerospace are combined in this report, but there are minor differences in the data from each organization. JPL defines the threshold LET as that value of LET where soft errors are first counted at fluences of 10^6 ions/cm². Aerospace has redefined their LET threshold as occurring at that point where the measured upset cross section is 1% of the measured maximum cross section. These two values may be quite different.* To obtain accurate SEU rates for a prescribed radiation environment, one requires a plot of cross section vs LET, which may be available from the parent test organization.**

The data are conveniently divided into two tables: Table 1 for metal-oxide semiconductor (MOS) devices and Table 2 for bipolar devices. All data listed are substantially abbreviated and ignore statistical features altogether. SEP tests are measured with a dynamic nominal bias; latchup tests are performed at the maximum value of the nominal bias range in order to enhance the possibility of latchup. Cross sections are given for Kr ions at normal incidence, corresponding to LET = 37 MeV/mg/cm². The label "no upset" also refers to the situation at LET = 37. For devices having a low LET threshold, the tabulated cross section may be equal to the maximum saturation cross section; but at higher LETs, the maximum cross section will be larger than the tabulated value (and may or may not have been found). Unreported transients and higher test temperature measurements exist for some parts. Hence, a system designer interested in a specific part is again urged to contact the appropriate test organization for further information.

^{*} The use of a LET threshold defined as a stated percentage of a maximum (saturated) cross section attempts to establish a practical lower bound for the purpose of estimating upset rates. The discrepancy between this definition and JPL's definition becomes academic when a complete cross section is used in rate calculations.

^{**} At JPL, more detailed data are available in Reference 6 or in the RADATA computer bank.

Table 1. SEU Data (MOS & CMOS Devices) - 1987 & 1988

Test Org*	Device	Function	Technology	Mfr.	Bits	Effective LET** Threshold (MeV/mg/cm ²)	Device Cross Section (cm ²)	Cross Section Per Bit (10 ⁻⁸ cm ²)	Facility	Remedia (Test Date)
A	Z84C00	Micro P (8-Bit)	CMOS	Z1L	••	••	••		88- <u>10</u> .	Latchup at LET = 25; cross section = 2.5 x 10 ⁻³ cm ⁻² (https://line.1988)
3	SA3300	16-Bit Micro P	CMOS/bulk No resistor	SNL	••	30 <u>±</u> 6	••		BNL	Clone of NS32016 (Aug. Oct. 1988 High Temp Data Available
3	SA3300	16-Bit Micro P	CMOS/bulk With resustor	SNL		>120	No upues	••	BNL	Clone of NS32016 (Oct., 1988) High Temp Data Available
J	SA3304	Timing Control Unit (Pempheral)	CMOS/bulk Twin Well	SNL		< 60			BNL	Like NS32201 (Oct., 1988)
1	SA3294	Octal D-Lauch	CMOS/bulk Twin Well	SNL		>120	No upset		BNL	Like 54LS373 (Oct. 1988)
J	SA3295	3 by 8 Decoder	CMOS/bulk Twin Well	SNL		>120	No upset		BNL	Like 54LS138 (Oct. 1988)
3	SA3297	Octal Bus Transceiver	CMOS/bulk Twin Well	SNL	••	>120	No upset	••	BNL	Like 54L\$245 (Oct. 1988)
A	HS80C85RH/ SA3000	8-bit Micro P	CMOS/eps	SNL/HAI	R 93	35(5Vbias) 60(10Vbias)	10 ⁻⁴ No upos		\$8-in.	Two parts are identical (Mar, 1987)
3	HS80C85RH SA3000	8-bit Micro P	CMOS/eps	SNL/HAI	R 93	50(5Vbras) >75(10Vbras)	No upset No upset	••	BNL	Two pans are identical (Jun., 1987)
J/A & ES	80C86 A	16-bit Micro P	CMOS/eps	HAR	-60 0	್	6 x 10 ⁻²	10,000	88-in. ESA	Developmental Parts. See Nichols et al. IEEE NS (Dec 1988) (Aug. Oct, 1987 & Dec 1988)
J	HS82C37ARH	DMA Control- ler (80C86 Penpheral)	CMOS Junction Isolation	HAR	~59 7	9	5 x 15 ⁻⁴ (extrap.)		BNL	Dynamic Test Mode 344 bits tested (May & Dec. 1988)
ESA	T414	32-bu Micro P	CMOS/bulk	INM :	GK(RAM)	3	0.2	200 (RAM)	••	Latchup (1988)
ESA	T414	32-bit Micro P	CMOS/eps	INM :	GK(RAM)	3	0.2	200 (RAM)	••	No latchup (1988)
1	80386	32-bit Micro P	CMOS/eps [CHMOS III]	INT	-4000 (terned)	••	••	**	\$8-in.	No latchup at LET = 40 (July, 1988)
ВМ	80386	32-bit Micro P	CMOS/epi (CHMOS III)	INT	-3627	\$.5	••	100	BNL	No latchup, LET = 62
Вм	80386	32-bit Micro P	CMOS/epi (CHMOS IV)	INT	-3627	7	••	100	BNL	Latchup
H	80186	16-bit Micro P	NMOS	INT	-10,000	0.4	5 x 10 ⁻⁴		BNL	(1988)
A	8085AH	8-bit Mucro P	NIMOS	TNI	••	ø	>3 x 10 ⁻³	••	\$8-in.	(1987)

^{*] =} IPL, A = Aerospace, LSI = LSI Logic Corp., IH = John Hopkins University, ESA = European Space Agency, and IBM = IBM (Managean, Va).

^{**}LET = Linear Energy Transfer. Cosine law applied.

^{****}Cross Section (Upsets/Fluence) are given for 120-360 MeV Kr at normal incidence, having an LET = 37 MeV/mg/cm². No upset also refers to LET = 37.

^{****}BNL = Brookheven National Laboratory, Van de Graaff, \$5-in. = U.C. Berkeley cyclotron, Orsey = Institut de Phymque Nucleaire (cyclotron now defunct).

Table 1. SEU Deta (MOS & CMOS Devices) 1987 & 1988 (Continued)

Test Org	Device	Function	Technology	Mfr.	Bits	Effective LET** Threshold (MeV/mg/cm ²)	Device Cross Section (cm ²)	Cross Section Per Bis (10 ⁻⁸ cm ²)	Feality	Remerks (Test Date)
1	54HC00	Logic	HCMOS	тіх	••				BNL.	(5)
1	54HC02	Logic	HOMOS	TIX	••		••		BNL	(5)
J	54HC04	Logoc	HCMOS	TIX	••		••		BNL	(5)
1	54HC08	Logge	HCMO\$	TIX	••	••	••	••	BNL	(5)
1	54HC11	Logic	HCMO8	TIX		••	••		BNL	(5)
1	54HC20	Logs	HCMOS	TIX	••		••		BNL	(5)
1	54HC32	Logic	HCMO8	TIX	••		••		BNL	(5)
j	54HC74	Logs	HICMOS	TIX		••	••		BNL	(5)
J	54HC85	Logic	HCMOS	TIX	••	••	••		BNL	(5)
J	54HC86	Logic	HCMOS	TIX	••	••			BNL	(5)
3	54HC109	Logic	HCMOS	TIX	••		••	•-	BNL	(6)
1	54HC125	Logic	HCMO5	TIX	••	••			BNL	(5)
J/A	54HC138	Logoc	HCMOS	TTX	••	•	••	••	BNL	(5); (A = June, 1988)
1	54HC151	Logoc	HOMOS	TIX	••	••	••	••	BNL	(6)
1	54HC:57	Logue	HCMO5	TIX	••	••	••	••	BNL	(6)
J	54HC161	Logo	HCMO8	TIX	••				BNL	(5) Later virtage than earlier test data.
1	54HC164	Logoc	HCMOS	TIX			••	••	BNL	(5)
1	54HC165	Logoc	HOMOS	TIX				••	BNL	(5) Later vimage than earlier test data.
1	54HC193	Logge	HCMOS	TIX	••	••		••	BNL	(4)
J/A	54HC244	Logoc	HOMOS	TIX	••	••		••	BNL	(4) & (6) (A = June, 1988)
J	S4HC245	Logoc	HCMOS	TIX	••	••	••	••	BNL	(6)
1	54HC280	Logic	HCMO8	TIX	••	••	••	••	BNL	(6)
J	54HC373	Logge	HOMOS	TIX	••			••	BNL	(5)
1	54HC374	Logic	HOMOS	TIX	••	••			BNL	(6)
1	54HC00	Logue	HCMO8	STM	••	••	••	••	BNL	(4)
1	S4HC138	Logoc	HOMOS	STM	••	••		••	BNL	(4)
1	54HC174	Logse	HO408	STM		••	••	••	BNL	(4)
J	54HC373	Logic	HCMO8	STM		••		••	BNL	(4)
1	54HC390	Logic	HO408	STM	••		••	••	BNL	(4)
A	CD54HC02	Logic	HCMOS	RCA	••	••	••	••	88-in.	(1)
A	CD54HC73	Lague	HCM06	RCA	••		••	••	88-1 <u>a.</u>	No laschup et LET = 60 (June, 1988)
A	CD54HC154	Logic	HOOS	RCA	••	••	••	••	88-i <u>n.</u>	(1)
A	CD54HC165	Logic	HD408	RCA		••	••	••	88-ia.	(I)
A	CD54HC299	Logue	HCMO8	RCA		••	••	••	11-in.	(I)
A	CD54HC373	Logic	HCMO6	RCA		••	••	••	88-in.	(1)
A	MIMS4HC04	Logoc	HOMOS	NSC	••	••	••	••	88-i <u>n</u> .	(1)
A	MM54HC151	Logic	HOMOS	NSC	••	••	••	••	88-in.	(1)
A	MMS4HC266	Logic	HCMO8	NSC	••	••	•-	••	18-ia.	a)

Table 1. SEU Data (MOS & CMOS Devices) 1987 & 1988 (Congnued)

Tess Org*	Device	Function	Technology	Mfr.	Bits	Effective LET** Threshold (MeV/mg/cm ²)	Device Cross Section (cm ²)	Cross Section Per Bu (10 ⁻⁸ cm ²)	Feality	Remarks (Test Date)
J	54HCT373F	Latch	HCMOS	RCA	8	>75	No Upast	No Upea	BNL	(Dec., 1986)
A	54HCT373	Lauch	HOMOS	NSC	8	-80	No Upeas	No Upset	88- <u>u</u> n.	No leschup at LET = 120 (Dec., 1988)
A	54HCT541	Octal Buffer	HCMOS	RCA	••	••	••		88- <u>u</u> n.	(1)
J	54HCT373C	Lauch	HCMOS	STX	1	>75	No Upest	No Upess	Otsay	(Jun. 1985)
1	54HCT244	To-Supe Buffer	HCMOS	TIX	10			••	88-un.	No latching at T = 100°C for LET >168 (Apr. May, 1987
A	54HCT5161	Counter	HCMOS.608	RCA		>80	No Upest	No Upset	\$8- <u>un</u> .	No lauchup at LET = 80 (June, 1988)
A	54HCTS374	D F.F	HCMOSSOS	RCA	8	>\$ 0	No Upper	No Upset	88 in.	No latchup at LET = 80 (June, 1988)
1	54AC373	Lauch	Adv CMOS	FSC	8				88- <u>u</u> n.	Latchup et LET-40 (Aug. 1987)
1	54ACT373	Leich	Adv CMOS	FSC	8	••	••		88-in.	Lauchup at LET= 40 (Aug. 1987)
A	54AC138	Logo	Adv CMOS 00 epi	NSC	••			•	88-in.	(3)
A	54AC138	Logoc	Adv CMOS	NSC	••			••	88- <u>18</u> .	Lauchup at -40; cross section = 10 ⁻⁷ cm ² (Dec., 1988)
۸	54AC2A5	Logic	Adv CMOS 00 ept	NSC	••		••	••	88- <u>in</u> .	(3)
A	54AC245	Logoc	Adv. CMOS	NSC	••	••	••	•-	88-us.	(3)
	54AC374	Logic	Activ CMOS	NSC		-50	No upust	No upos	88- <u>10</u> .	No latchup at LET = 80 (Dec. 1988)
A	H1546	MUX	CMOS	HAR					88- <u>18</u> .	(1)
A	H1548	MUX	CMOS	HAR	••	••	••	•-	88-in.	(1)
٨	H1549	MUX	CMO5	HAR			••		88-in.	(1)
1	DG\$07	Qued Analog Switch	C3405/eps	SIL.	4			••	BNL	No latchap at LET = 120 ● T = 75°C (Dec. 1987)
J	DG125AP	Analog Swach	CMOS/ups	SIL		••	••	••	BNL	No leschup at LET = 120 ● T = 125°C (June, 1987)
J	DG125BP	Analog Switch	CM08/4pi	SEL	••		••	••	BNL	No inchap at LET = 120 ● T = 125°C (June, 1987)
J	PG303	Analog Switch	CMOS/eps	ST.	••	••	••		BNL	No laschup at LET = 120 ● T = 125°C (June, 1987)
1	CD4066B	Quad Bileteral Swatch	C)408	RCA	4	••	••		88-ss.	No lescharp at LET = 120 ● T = 80°C (Dec., 1987)
A	C57401	FIFO	CMOS	мм	256	••	••	••	\$8-in.	No laschup at LET = 60 (June, 1988)
A	CY7C401	FIFO	CMOS	CYP	256				88- in.	Lauchup at LET = 10; cross section= 6 x 10 ⁻⁴ cm ² (June, 1988)
A	SSL7401	FIFO	CMOS?	SKT	256			••	88-in.	No latchup at LET = 60 June, 1988)

Table 1. SEU Data (MOS & CMOS Devices) 1987 & 1988 (Continued)

Tex Org*	Device	Function	Technology	M£r.	Biu	Effective LET** Threshold (MeV/mg/cm ²)	Device Cross Section (cm ²)	Cross Section Per Bit (10 ⁻⁸ cm ²)	Feality	Remetks (Test Date)
J	CM2M6167	SRAM	CMOS/SOS	RCA	1 6K zi	15	4.6 x 10 ⁻⁴	3	88- <u>ın.</u>	σ = 1.4 x 10 ⁻³ cm ² for Kr at 20 deg angle. High T data available (Oct, 1987 & June, 1988)
A	IDT6167X	SRAM	NMOSICMOS	IDT	16 K £1	5	26 x 10 ⁻²	165	88-m.	Rad Hard Device. No latchup @ LET = 120 (June 1987)
1	IDT6::6V	SRAM	CMOS	IDT	2Ka8	3	10-2	60	BNL	Senes A development part Latchup LET = 100 (Feb. 1987)
J/A	IDT61:6V	SRAM	NMOSICMOS	IDT	2Ka8	6	2.5 x 10 ⁻²	160	88- <u>in</u> .	No latchup at LET = 120 (A June 1987, J. Aug & Oct. 1987)
A	IDT*187	SRAM	NMOS/CMOS	IDT	64Kel	5			88-un.	Rad Hard Device. No laterup at LET = 120 (June, 1987)
A	D 17164	SRAM	NMOS/CMOS	IDT	8Ka8	4	8 x 10 ⁻²	ដេ	11- 10.	Rad Hard Device. No latchup at LET = 120 (June, 1987)
4	IDT1:256	SRAM	NMOS/CMOS	IDT	32Kx8	3	0.1		\$8-in	No latchup at LET = 120 @ T = 90°C Rad Hard Device (Sept., 1988)
A	IDT71256	SRAM	NMOSICMOS	IDT	32 K x1	2.5	0.2		88-un	Latchup at LET = 15 prith cross section = 7 x 10 ⁻⁵ cm ² (Dec., 1987)
A	H6116	SRAM	NMOS/CMOS	нт	2K.18	4	>5 x 10 ⁻³	••	11-m	Latchup at LET > 10; cross section = 1.4 x 10 ⁻³ cm ² (June, 1987)
A	MTSC2568	SRAM	CMOS	MIC	32 K±8	٥	0.6		11-m.	No lauchup data reported (Dec. 1988)
A	CXXX 8255	SRAM	CIMIDS	SNY	32 K ±8	6	0.1	••	88-in.	Latchup at LET = 45, cross section = 10^{-3} cm ² (Dec. 1988)
A	EDH8832C	SRAM	NMOS/CMOS	EDI	32 E. .8	3	0.5	200	##-in	Latchup at LET = 30; cross section = 2 x 10 ⁻³ cm ² (Dec., 1988)
A	OW62256	SRAM	NMOS/CMOS	OWI	32 K.18	5	0.4		11-m	No latchup at LET = 120 (Dec., 1987)
A	XCDM62256	SRAM	NMOS/CMOS	RCA	32 K.13	3	0.4	••	\$8-in.	Laten a at LET = 38; cross section = 10 ⁻³ cm ² (Dec. 1987)
A	CY7C150	SRAM	CMD8	CYP	1 K24	••		••	88-in.	No soft upose data. Latchup at LET <30; cross section = 10 ⁻⁵ cm ² (June, 1988)
4	SSM7188	SPAN	BICMOS	SK17	168.4	••	••	••	88-us.	No soft upper data. No latchup at LET = 60 (June, 1988)
	MA6116	SRAM	CMOSSOS	MED	ZK18	>120		••	88-in.	No latchup; no SEU. G. Brucker (RCA) believes that this part has a harder technology than that tented by ESA & Auruspace. (Appl., 198
. :	MA6116	SRAM	CNOSISOS	MEED	Zkis	43	10 ⁻³ at high LET	••	88-in.	No latchup at LET = 90 (Mar, 1988)
	MA6116	SRAM	CMOS/SOS	MED	7 8.48	32	••		88-ia.	No Issahup. 3-macron technology (Nov. 1988)
SA !	MA9187	SRAM	CMOS/SOS	MED	64Kal	60	••	2 2	11- <u>12</u> .	No latchup. 1.5-micron technolog: (Sept., 1988)

Table 1. SEU Data (MOS & CMOS Daviose) 1987 & 1988 (Continued)

Test Org*	Divise	Function	Technology	М/τ	Bus	Effective LET** Threshold (MeV/mg/cm ²)	Device Cross Section (cm ²)	Cress Section Per Bit (10 ⁻⁶ cm ²)	Facility	Remarks (Test Date)
J	HC6167R	SRAM	CMOS (with resistor)	HON	16 K x1	>120		••	88-in. BNL	No latchup. High T data available. (Feb & July, 1988)
J	HC6116CHEC	SRAM	CMOS	HON	ZKa8	28	6 x 10 ⁻³	40	\$1.m	No latchup. High T data available. (Feb & June, 1988)
Ī	HC6116CHET	SRAM	CMOS	HON	2K±8	14	6 x 10 ⁻³	40	\$8- <u>10</u>	No latchup. High T data available. (Feb & June, 1988)
Ţ	V1608	SRAM	CMOS	VTC	2K.18	15	1.8 x 10 ⁻²	200	BNL	(Feb. 1987)
I	HDM6504	SRAM	CMOS	HAR	4Kal	5	5 x 10 ⁻³	125	\$\$-±	Device also has letchup threshold = 13 (Oct, 1987)
r	HS6504RH	SRAM	CMOS/eps red-berd	HAR	4Kal	36	1.2 x 10 ⁻³	30	88-in	Stated as a near threshold Special test of four epi thicknesses (Jun, 1988)
ı	HS6504RRH	SRAM	CMOS/epi (with 200K.G.)	HAR	4Kal	87	No upees	No Upon	88-ja	(May & June, 1987, & Jan, 1988)
J	HDM6516	SRAM	CMOS/spi (7 micron)	HAR	ZKa8	10	5 x 10 ⁻²	300	88-m BNL	Latchup LET >40 (Feb. Apr. May, June, Aug. 1987)
;	HDM6516	STRAM	CMOS/ept (12 mucron)	HAR	2Kx8		••		88-in.	Leschup LET >40 (Apr., May, 1987 See Ref 1.
A	HM6516	SRAM	CMOS	HAR	2Ka#	••	••	**	88- <u>in</u> .	Latchup at LET = 30; cross section = 0.02 cm ² (March, 1988)
J	HDM65162	SRAM	CMO\$/eps	HAR	2K.18	<<40 (Jatchup)	>>3 x 10 ⁻³ (latchup)	••	88- <u>i</u> a.	Very reped latchup with Kr (April, 1987)
J	HS65T262RRH	STAM	CMOS/epi (TTL- compstable)	HAR	16 K x!	20 (transmou)	4 z 10 ⁻⁶ (transmu)		88- <u>in</u> .	Transients (30 ns) seen only in "all 1's" mode. (Oct. & Dec. 1987)
1	HS65C262RRH	SRAM	CMOS/ep. (CMOS- competible)	HAR	1 6K x1	-40 (transmu)	••	••	88-in.	Transients (30 ns) seen only in "all 1's" mode. (July, 1988)
A	HS65C162	SRAM	CMOS/spa (CMOS- competités)	HAR	2K.1	10	4 x 10 ⁻²		88- <u>in</u> .	No sustant. No latchup at LET = 60 (April, 1988)
•	AM972,44	SPAM	NMOS	AMD	K al	1.6	0.41	104	Omey, 88-in.	(Aug. 1985)
	AMZILA7	SPAM	N9406	AMD)	Æ zi	<1.6	0.41	104	Omey. 88-m.	(Ang. 1985)
4	AM99C641	SRAM	C3406	AMD	44Kal	-1	0.3	500	11- <u>12</u> .	(March, 1987)
A	IMS 1601	SIAM	NOMOSICIMOS	DOM	64Kal	-2	0.5	800	88-ia.	Lanchap at LET = 5 with cross section = 4×10^{-4} cm ² (June. 1987)
4	D451400	SRAM	10405/2406	POM	64Kal	-3	0.8	-	88-in.	Locations at LET >30; cross sections = 7 x 10 ⁻³ cm ⁻² (fema. 1987)
4	PACEA22	SRAM	CM06	m	25 6 a4	-1	••	••	88-in.	Landsup at LET = 10; areas section = 2 x 10 ⁻³ cm ² (fums, 1987)

Table 1. SEU Data (MOS & CMOS Devices) 1987 & 1988 (Continued)

Test Org*	Device	Function	Technology	Mfr.	Bits	Effective LET** Threshold (MeV/mg/cm ²)	Device Cross Section (cm ²)	Cross Section Per Bit (10 ⁻⁸ cm ²)	Facility	Remarks (Test Date)
1	15256	DRAM	NMOS	MIC	25 G K	1	0.6	240	BNL	Mask 1256 (Aug. 1987)
J	HIM6616	PROM	CMOS/eps	HAR	2Kuš	⊲ 7	10-2	••	88-in.	Latchup LET = 40 (May, 1987)
J	HS6616 (rad hard)	PROM	CMOS/ cpi	HAR	2K.18				BNL	Latchup LET>120 at T = 100°C. (June, 1987)
J	HM6617	PROM	CMOS/epi (7 mucros epi)	HAR	2K.18	12	7 x 10 ⁻⁵	Summise only penpheral upset	BNL	Latchup LET>120. (Oct & Dec. 1987)
A	MID27664	EPROM	CMOS	INT	8Kx8			••	88-in.	(2)
J	HS15530	Manchester Encoder	CMOS	HAR	45	25	5 x 10 ⁻⁵ (extrap.)		BNL	(May, 1988)
J	LRH10038Q	Gate Array	HCMOS	LSI	16x4 RAM	34±6	••	15	BNL 88-in.	Only 64K RAM tested. (Oct & Dec,1988)
J	CD16607	Gate Astray	CMOS	LED		>75	No upset	No Upset	Отвау	(June, 1985)
J	M285000	Gate Azzay	HCMOS/eps (10 macrons)	MTA	1792	40		250 (at LET=120)	88-in.	Configured as 256x7 RAM. At LET = 120 g = 5x10 ⁻³ cm ² . (Aug. 1987)
1	MB5000	Gate Array	HCMOS/epi (8 mucrons)	MTA	1792	25	••	250 (at LET=120)	88-1n.	See above remarks. (Aug & Oct, 1987) eps)
A	LL7320Q	Gate Assay	CMOS/bulk	LSI	••		••		88-in.	Latchup at LET = 30; cross section = 10 ⁻⁷ cm ² (Dec. 1988)
aalsi	LRH9320Q	Gate Array	HCMO8	LSI	64	-30	3 x 10 ⁻⁴	400	BNL	(Sept., 1987) A: No latchup on ept
			(rad hard)		test				88-in.	at LET = 120 (A: Dec, 1988)
A	EP1210	Logic Array	CMOS	ALT	•-			••	88-in.	No latchup at LET = 100 (June 1988)
A	EP1800	Logic Array	CMOS	ALT	••	••	••	••	88-in.	Letchup at LET = 15; cross section = 1.5 x 10 ⁻³ cm ² (June, 1988)
1	MN5253	A/D Con- verter (12-Bu)	CMOS	MNC		<1.6	-2 x 10 ⁻⁴	••	68-in.	Part is bigger than beam. (June & July, 1988)
^	CO422	Clock Con- troller	C)408	VIN	**	••			88-in.	Latchup ust only. No latchup at LET = 60 (April, 1988)

⁽¹⁾ Latchup test only, up to 60°C. No latchup observed at LET = 60. (March, 1988)

⁽²⁾ Latchup test only Latchup threshold = 21. At T = 25 °C, latchup cross section = 7 x 10 °5 cm ²; At T = 60 °C, latchup cross section = 10 ⁻⁴ cm ². (June 1988)

⁽³⁾ Latchup test only up to LET <100. No latchup (Dec., 1988)

⁽⁴⁾ Latchup test only at 20°C. No latchup observed with 308 MeV I at 60° angle for 10⁷ ions/ox² (August, 1988)

⁽⁵⁾ Letchup test only at room T and 60°C. No letchup observed with 308 MeV I at 60° angle for 10⁷ sons/cm² (August, October, December, 1988)

⁽⁶⁾ Letchup test only at T = 60°C. No latchup observed with 275 MeV I at 60° angle for 10⁷ ions/om² (Dec., 1988)

Table 2. SEU Data (Bipolar Devices) - 1987 & 1988

Test Drg*	Device	Function	Technology	Mfr.	Bits	Effective LET** Threshold (MeV/mg/cm ²)	Device Cross Section (cm ²)	Cross Section Per Bit (10 ⁻⁸ cm ²)	Facility	Remerks (Test Date)
ī	F9450	8-Bit Micro- processor	1 ³ L	FSC		11		••	88-in.	(Aug & Oct. 1987)
Ţ	SBP9989	16-Bu Micro- process or	i ³ L (2-micron)	TIX		12			88-m.	(Dec, 1988)
A	S4F74	D F/F	FT ² L	πх	1	6	9 x 10 ⁻⁵	9000	88-in.	No lascharp at LET = 100 (Sept 1988)
A	S4F74	D F/F	FT ² L	SCIN	1		9 x 10 ⁻⁵	9000	88-in.	No leschup at LET = 100 (Sept 1988)
A	54F109	JK F/F	FT ² L	9C2 Ni	1	10	10-4	10,000	88- in.	No latchup at LET = 100 (Dec., 1988)
Ţ	54F373	Laich	FT ² L	FSC		25	2 x 10 ⁻⁵	250	BNL	(Dec., 1986)
A	74574	D F/F	s1²L	TIX	1	20	10-4	10,000	88-in.	No latebup at LET = 100 (Dec., 1988)
J	54ALS373	Latch	ALST ² L	TIX			4.5 x 10 ⁻⁴	5500	BNL	(Dec., 1986)
I	54LS73	J/K F/F	LST ² L	TIX	4	·•	••	BNL	(Dec. 1988)
ı	931.422	RAM	LT ² L	AMD	25624	থ	4 x 10 ⁻²	4000	88-in. A BNL	(Aug 1986; June, 1987)
ı	8252 12	RAM	รт²ัL	SCIN	25619	1	2 x 10 ⁻²	1000	BNL	Retest with Br. (June, 1987)
J	93422	RAM	72	AMD	256a4	<1	4 x 10 ⁻²	4000	88-in. & BNL	(Aug 1986; June, 1987)
J	93451	PROM (fumble link)	Schoolsy TTL Tri-State	FSC	1Kx8	4 1	10-4		88-in. & BNL	(Aug & Dec, 1987; Jan 1988)
;	AM6012	DAC	Bipoler	AMO	•-	15	10-6	••	88-ia.	(Mar, 1986)
j	AD562	DAC	Bipoler	ADI	••	15	10-6		88-in.	(Mar, 1986)
1	AD573	A/D Couveres (10-bst)	Bipoler	ADI	-	<1.6	2.5 x 10 ⁻⁴	••	\$1 -ia.	Part bigger than beam Quae & July, 1988)
J	TDC1048J6A	A/D Converter (8-bit)	Bipoler	136W	279	<1.6	3.5 x 10 ⁻⁴	••	88-is.	Output registers demants: SEUcross section. (Feb & July, 1988)

IV. TRENDS

Some trends in the recent data are offered here. (1) Two 8-bit microprocessors—the Sandia SA3000 and its equivalent, the Harris HS80C85RH—were tested and found to be hard.*** However, 16-bit and 32-bit microprocessors were much softer. (2) The tested microprocessor peripherals were invariably harder than the parent microprocessor. (3) Parts operated at a higher bias were more resistant to soft errors. (4) None of the STM (France) and TI 54HCxxx logic device families could be made to latch up, even when tested at a slightly elevated temperature (60°C). The data here include a retest of the TI 54HC161 and 54HC165, both of which exhibited latchup in previous tests.² The previous two parts and most of the present parts are complementary metal-oxide semiconductor (HCMOS) p-well/bulk devices, but some of the earlier data were also for twin-well technology parts. (5) Our intuition that 54HCTxxx devices will behave similarly to 54HCxxx devices is supported by a very limited data set of the former devices. (6) Test data for the 54AC373 and 54ACT373 latches suggest that this technology is susceptible to latchup. (7) Miscellaneous new data were taken for analog switches, bilateral switches, gate arrays, and programmable read-only memories (PROMS). (8) Several analog-to-digital (A/D) converters were tested to try to establish their LET thresholds. Anomalous device-to-device and test-to-test disparities remain to be resolved.**** However, two bipolar digital-to-analog converters (DACs) had a respectably high LET threshold of 15 MeV/mg/cm². (9) CMOS RAMs continued to exhibit a wide range of SEU response. The Marconi MA6116 and Honeywell HC6167R l6K RAMs, using CMOS/silicon-oxide semiconductor (SOS) and feedback resistors, respectively, proved to be very hard. (10) NMOS technology, whether as high density dynamic random access memory (DRAM) or 4K RAMs, had a very low LET threshold. (11) Many new tests were made at higher temperatures—not usually indicated in the tables. When this was done, the parts tested at higher temperatures were always more susceptible to soft errors or latchup.

^{***} In this context, the term "hard" refers to a part that does not upset with 150 to 350 MeV Kr at normal incidence.

^{****} Inconsistencies in repeat test data for the ADCs are seen. JPL believes that special test techniques may be required to understand SEUs' effects on ADCs.

V. CONCLUSIONS

The new data presented here can be combined with data given in References 1 and 2 to provide certain generalizations useful for protecting flight electronics from SEP. Hard technologies and unacceptably soft technologies can be flagged. In some instances, specific tested parts can be taken as candidates for key microprocessors or memories. As always with radiation test data, specific test data for qualified flight parts are recommended for critical applications. Calculations of accurate SEP rates will require the assistance of a computer code, a well-defined environment (in terms of flux vs LET), and a complete device characterization (cross section vs LET at the appropriate temperature.)

REFERENCES

- 1. D. K. Nichols, W. E. Price, W. A. Kolasinski, R. Koga, J. C. Pickel, J. T. Blanford, and A. E. Waskiewicz, "Trends in Parts Susceptibility to Single Event Upset from Heavy Ions," *IEEE Trans. on Nuc. Sci.*, NS-32, No. 6, 4189 (Dec. 1985).
- 2. D. K. Nichols, L. S. Smith, W. E. Price, R. Koga, and W. A. Kolasinski. "Recent Trends in Parts SEU Susceptibility from Heavy Ions," *IEEE Trans on Nuc. Sci.*, NS-34, No. 6, 1332 (Dec. 1987).
- 3. R. Koga, W. A. Kolasinski, J. V. Osborn, J. H. Elder, and R. Chitty, "SEU Test Techniques," *IEEE Trans. on Nuc. Sci.*, NS-35, No. 6, 1638 (Dec. 1988).
- 4. D. K. Nichols, J. R. Coss, L. S. Smith, B. Rax, M. Huebner, and K. Watson, "Full Temperature SEU Characterization of Two Microprocessor Technologies," ibid, p. 1619 (Dec. 1988).
- 5. R. L. Harboe-Sorensen, L. Adams, and T. K. Sanderson, "A Summary of SEU Test Results Using Californium-252," *IEEE Trans. on Nuc. Sci., NS-35, No. 6,* 1622 (Dec. 1988).
- 6. D. K. Nichols, M. A. Huebner, W. E. Price, L. S. Smith, and J. R. Coss, JPL Publication 88-17, Heavy Ion Induced SEP Data for Semiconductor Devices from Engineering Testing (July 1988).

APPENDIX MANUFACTURER ABBREVIATIONS

ADI Analog Devices, Inc. ALT Alpha Industries, Semiconductor Division **AMD** Advanced Microdevices Corporation **CYP** Cypress Corporation EDI **EDI** Corporation **FSC** Fairchild Corporation, Semiconductor Division HAR Harris Corporation, Harris Semiconductor Division HIT Hitachi Ltd. HON Honeywell, Inc. IDT Integrated Devices Technology, Inc. **INM INMOS** Corporation INT Intel Corporation **LED** Lockheed Corporation LSI LSI Logic Corporation **MED** Marconi Electronic Devices MIC Micron Technologies MMI Monolithic Memories, Inc. **MNC** Micro Networks **MTA** Mattra Harris Semiconductor **NSC** National Semiconductor Corporation OWI Omni-Wave, Inc. **PFS** Performance Semiconductor Corporation **SGN** Signetics Corporation SIL Siliconix, Inc. SNL Sandia National Laboratories **SNY Sony Corporation**

Saratoga Semiconductor, Inc.

SRT

STM STM (France)

STX Supertex, Inc.

TIX Texas Instruments, Inc.

TRW, Inc.

VTC VTC, Inc.

VTN Vectron Corporation

ZIL Zilog

LABORATORY OPERATIONS

The Aerospace Corporation functions as an "architect-engineer" for national security projects, specializing in advanced military space systems. Providing research support, the corporation's Laboratory Operations conducts experimental and theoretical investigations that focus on the application of scientific and technical advances to such systems. Vital to the success of these investigations is the technical staff's wide-ranging expertise and its ability to stay current with new developments. This expertise is enhanced by a research program aimed at dealing with the many problems associated with rapidly evolving space systems. Contributing their capabilities to the research effort are these individual laboratories:

Aerophysics Laboratory: Launch vehicle and reentry fluid mechanics, heat transfer and flight dynamics; chemical and electric propulsion, propellant chemistry, chemical dynamics, environmental chemistry, trace detection; spacecraft structural mechanics, contamination, thermal and structural control; high temperature thermomechanics, gas kinetics and radiation; cw and pulsed chemical and excimer laser development, including chemical kinetics, spectroscopy, optical resonators, beam control, atmospheric propagation, laser effects and countermeasures.

Chemistry and Physics Laboratory: Atmospheric chemical reactions, atmospheric optics, light scattering, state-specific chemical reactions and radiative signatures of missile plumes, sensor out-of-field-of-view rejection, applied laser spectroscopy. laser chemistry, laser optoelectronics, solar cell physics, battery electrochemistry, space vacuum and radiation effects on materials, lubrication and surface phenomena, thermionic emission, photosensitive materials and detectors, atomic frequency standards, and environmental chemistry.

Electronics Research Laboratory: Microelectronics, solid-state device physics, compound semiconductors, radiation hardening; electro-optics, quantum electronics, solid-state lasers, optical propagation and communications; microwave semiconductor devices, microwave/millimeter wave measurements, diagnostics and radiometry, microwave/millimeter wave thermionic devices; atomic time and frequency standards; antennas, rf systems, electromagnetic propagation phenomena, space communication systems.

Materials Sciences Laboratory: Development of new materials: metals, alloys, ceramics, polymers and their composites, and new forms of carbon; nondestructive evaluation, component failure analysis and reliability; fracture mechanics and stress corrosion; analysis and evaluation of materials at cryogenic and elevated temperatures as well as in space and enemy-induced environments.

Space Sciences Laboratory: Magnetospheric, auroral and cosmic ray physics, wave-particle interactions, magnetospheric plasma waves; atmospheric and ionospheric physics, density and composition of the upper atmosphere, remote sensing using atmospheric radiation; solar physics, infrared astronomy, infrared signature analysis; effects of solar activity, magnetic storms and nuclear explosions on the earth's atmosphere, ionosphere and magnetosphere; effects of electromagnetic and particulate radiations on space systems; space instrumentation.